



IN THE UNITED STATES	PATENT AND TRADEMARK OFFICE
In Re Application of  K. Manetakis	) For: LOW-VOLTAGE CLASS-AB OUTPUT STAGE AMPLIFIE )
Serial No. 09/943,888	) `
Filed: August 30, 2003	) Group No. 2819
	N DISCLOSURE STATEMENT ER 37 CFR § 1.97(b)
Assistant Commissioner of Patents Alexandria, VA 22313	
Dear Sir:	
CFR § 1.56.  In accordance with 37 CFR	erences of which they are aware in accordance with 3 1.98 submitted herewith for consideration by the and other information shown on the attached PTC
	I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on:  May 23, 2003  (Date of Deposit)  Victoria J. Pacey  (Name of the Person Making Deposit)  (Signature)  May 23, 2003  (Date of Signature)

The citation of these references is not intended to constitute an admission that any reference referred to herein is prior art to the invention of this application unless specifically designated as such.

The filing of this document shall not be construed to mean that any search has been made or, that if made, such search was complete or exhaustive, or that no other material information as defined in 37 CFR § 1.56 exists.

A list of the references cited herein is set forth on Form PTO-1449, which is enclosed herewith in duplicate along with a copy of each cited reference. Applicants respectfully request that the Examiner return to Applicants the enclosed copy of the Form PTO-1449 indicating consideration of the references.

These references are being submitted prior to the issuance of the first Office Action. Therefore, it is believed that no fee is due for this submission.

Respectfully submitted,

Dated: May 23, 2003\_

Donald C. Kordich, Reg. No. 38,213

(858) 358-5928

QUALCOMM Incorporated
Attn: Patent Department
5775 Morehouse Drive
San Diego, California 92121-1714

Telephone:

(858) 651-1179

Facsimile:

(858) 658-2502

NITIAL No DOCUMENT NUMBER DATE NAME CLASS PRIATE  A1	FORM PTO-14 KEV. 7-80)	49 U.	S. DEP	ART TRA	MEN	T OI	F COMM K OFFIC	ERCE E	MIII. DOUBLE.			RIAL NO. /943,888			
ALE MAILED: May 23, 2003  August 30, 2001  U.S. PATENT DOCUMENTS  SAMINER Ref NITIAL No DOCUMENT NUMBER DATE NAME CLASS SUB FRIATE  A1 A2 A3 A5 A6 A6 A7 A A8 A8 A7 A A8 A8 A7 A A8 A8 A8 A7 A8 A8 A8 A8 A8 A8 A8 A9	INFORMAT STATEME	TION I	DISC APF	LOS	SURI	Ε			APPLICANT K. Manetakis						
U.S. PATENT DOCUMENTS  OCCUMENT NUMBER DATE NAME CLASS SUB FILING DATE PAPPROPRIATE  A1									ł	FILING DATE GROUP					
EXAMINER Not DOCUMENT NUMBER DATE NAME CLASS SUB FLAPPROFILE PAPER NITIAL  A1															
A2 A3 A4 A4 A4 A5 A5 A6 A6 A7 A6 A7 A8 A8 A7 A7 A8 A8 A7 A7 A8 A8 A7 A8 A8 A7 A8 A8 A9 A9 A7 A8 A8 A7 A8 A8 A9 A9 A7 A8 A8 A9 A9 A7 A8 A8 A9 A9 A8 A8 A8 A9 A8 A8 A8 A9 A9 A8 A8 A8 A8 A8 A8 A8 A9 A9 A8 A8 A8 A8 A8 A8 A8 A9 A8	EXAMINER INITIAL	1 1	DO	CUM	ENT	NUN	MBER				CLASS		IF APPRO-		
A2 A3 A4 A4 A4 A5 A5 A6 A6 A7 A7 A8 A8 A9 A9 FOREIGN PATENT DOCUMENTS  EXAMINER Ref No DOCUMENT NUMBER DATE COUNTRY NAME CLASS SUB CLASS  B1 B1 B2 B3 OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED			T												
A3 A4 A4 A5 A5 A6 A7 A8 A8 A9 FOREIGN PATENT DOCUMENTS  FOREIGN PATENT DOCUMENTS  FOREIGN PATENT DOCUMENTS  B1 B1 A7 B1 B2 B3 B3 B3 B3 B3 B3 B4 B5 B5 B3 B3 B4 B5 B5 B3 B3 B4 B5 B5 B3 B4 B5	<u>.</u>			+	╁╴	-			-						
A4 A5 A5 A6 A6 A7 A8 A8 A8 A9 FOREIGN PATENT DOCUMENTS  EXAMINER Ref No DOCUMENT NUMBER DATE COUNTRY NAME CLASS SUB-CLASS  B1 B2 B3 OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED	······				+-							,-1			
FOREIGN PATENT DOCUMENTS  EXAMINER Ref INITIAL Ref DOCUMENT NUMBER DATE COUNTRY NAME CLASS SUBCLASS  B1 CLASS SUBCLASS  OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  EXAMINER DATE CONSIDERED				+			<u> </u>		<del>                                     </del>				· 0	1	
FOREIGN PATENT DOCUMENTS  EXAMINER No DOCUMENT NUMBER DATE COUNTRY NAME CLASS SUB CLASS  B1 CLASS SUB CLASS  OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  EXAMINER DATE CONSIDERED		<b>-</b>			-	-							, (	3	
FOREIGN PATENT DOCUMENTS  EXAMINER Ref No DOCUMENT NUMBER DATE COUNTRY NAME CLASS SUB CLASS  B1 DOTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3  EXAMINER DATE CONSIDERED				-	+		$\vdash \vdash$								
FOREIGN PATENT DOCUMENTS  EXAMINER Ref No DOCUMENT NUMBER DATE COUNTRY NAME CLASS SUB CLASS  B1 OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER DATE CONSIDERED				_	-	<del>                                     </del>		·						_	
FOREIGN PATENT DOCUMENTS  EXAMINER   Ref   No   DOCUMENT NUMBER   DATE   COUNTRY   NAME   CLASS   SUB   CLASS    B1				$\dagger$	+								ig		
EXAMINER Ref No DOCUMENT NUMBER DATE COUNTRY NAME CLASS SUB CLASS  B1 DATE COUNTRY NAME CLASS SUB CLASS  B2 DATE COUNTRY NAME CLASS SUB CLASS  OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER DATE CONSIDERED		1	$\vdash \vdash$	+	+-	-							ذَّہ،		
NITIAL No DOCUMENT NUMBER DATE COUNTRY NAME CLASS    B1		I A.			l	1	<u> </u>	FOREIGN :	PATENT DOCU	MENTS		_			
OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER  DATE CONSIDERED			DOCUMENT NUMBER					DATE	COUNTRY NAME				CLASS	•	
OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER  DATE CONSIDERED				T		T.									
OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER  DATE CONSIDERED				-	-	十									
OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)  C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER  DATE CONSIDERED				+	+-	1									
C1 Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER. Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		1 133	<u>l l</u>	<u></u> 0	THE	LL ER F	PRIOR	ART (Includi	ing Author, Title,	Date, Pertin	ent Pa	ge, Etc.)			
VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3 DATE CONSIDERED  EXAMINER DATE CONSIDERED		Τ	ГП										How?",	Journal of	
Signal Processing, pps 27-44, July 1994  C2 Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3  DATE CONSIDERED  EXAMINER  DATE CONSIDERED		C1													
Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3  DATE CONSIDERED  EXAMINER  DATE CONSIDERED											J				
Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3  EXAMINER  DATE CONSIDERED  **EXAMINER* Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		<del>                                     </del>		315	21141	<u> </u>		-0, FF -:		-					
Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000  C3  EXAMINER  DATE CONSIDERED  **EXAMINER* Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		<u></u>		Υa	n e	t al	"I ^	w Voltage	Analog Circuit	Design Te	chnic	lues: A	Tutoria	l", IEICE	
EXAMINER  DATE CONSIDERED  **EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		1	Trans Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000										ary 2000		
EXAMINER  DATE CONSIDERED  **EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in	<u></u>	1						<i>O</i>							
EXAMINER  DATE CONSIDERED  **EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in	<u></u>	C2							<del></del>						
*EXAMINER: Initial if reference considered whether or not citation is in conformance with MPEP 609; Draw line through citation if not in		103			_	_									
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	EXAMINER								DATE CONSIDERED						
conformance and not considered. Include copy of this form with next confinding addition to applicant.	*EXAMINER	R: Initia	l if ref	erenc	e cons	sider	ed, wheth	ner or not citation	n is in conformance w	vith MPEP 609;	Draw li	ine through	citation if	not in	
	conformance	and not	consid	tered.	Inch	ude c	copy of th	us tomi with nex	v communication to a	ppromit.	<del></del>				